sequential logic flip-flop

The 74LS78 is a Dual Negative Edge Triggered J-K Flip-Flop in a DIP-16 package with Preset, Common Clock, and Common Clear inputs. Ideal for use in counters, registers, state machines, and sequential logic systems requiring synchronized state transitions.