asynchronous flip-flop

The CD4027 DIP Dual J-K Flip-Flop with Set & Clear is a CMOS-based IC containing two independent J-K flip-flops, ideal for use in digital counters, shift registers, and state machines. It features asynchronous Set & Clear inputs, making it suitable for timing circuits, memory storage, and frequency dividers in sequential logic systems.