timing circuits

The 74LS114 is a dual J-K negative-edge-triggered flip-flop in a DIP-14 package, offering versatile synchronous switching, manual reset/set, and low power operation for digital systems. It is ideal for counters, registers, and timing circuits that require high-speed state memory and control.